Changeset 07a8ef5 in mainline
- Timestamp:
- 2012-04-02T22:14:02Z (13 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- a5f007f
- Parents:
- 71ca5a4
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/arm32/include/mm/page_armv7.h
r71ca5a4 r07a8ef5 264 264 p->should_be_zero_0 = 0; 265 265 p->should_be_zero_1 = 0; 266 p->domain = 0; 266 267 } 267 268 } … … 292 293 } 293 294 294 p->cacheable = p->bufferable = (flags & PAGE_CACHEABLE) != 0; 295 p->cacheable = (flags & PAGE_CACHEABLE); 296 297 /* even devices can use bufferable */ 298 p->bufferable = 1; 299 p->tex = 0; 300 301 /* Shareable is ignored for devices (non-cacheable), 302 * turn it on for normal memory. */ 303 p->shareable = 1; 304 305 p->non_global = !(flags & PAGE_GLOBAL); 295 306 296 307 /* default access permission: kernel only*/
Note:
See TracChangeset
for help on using the changeset viewer.