Changeset 0cf1dcf in mainline for kernel/arch/sparc64/src/mm/tsb.c
- Timestamp:
- 2006-11-28T23:03:04Z (18 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 058b021
- Parents:
- d4b5542
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/sparc64/src/mm/tsb.c
rd4b5542 r0cf1dcf 99 99 tsb->data.value = 0; 100 100 tsb->data.size = PAGESIZE_8K; 101 tsb->data.pfn = t->frame >> PAGE_WIDTH;101 tsb->data.pfn = t->frame >> FRAME_WIDTH; 102 102 tsb->data.cp = t->c; 103 103 #ifdef CONFIG_VIRT_IDX_CACHE … … 141 141 tsb->data.value = 0; 142 142 tsb->data.size = PAGESIZE_8K; 143 tsb->data.pfn = t->frame >> PAGE_WIDTH;143 tsb->data.pfn = t->frame >> FRAME_WIDTH; 144 144 tsb->data.cp = t->c; 145 145 #ifdef CONFIG_VIRT_IDX_CACHE
Note:
See TracChangeset
for help on using the changeset viewer.