Changeset 0e24857 in mainline
- Timestamp:
- 2006-03-12T08:40:19Z (19 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- b22e1db
- Parents:
- 9faddb3
- Location:
- arch/mips32
- Files:
-
- 4 edited
Legend:
- Unmodified
- Added
- Removed
-
arch/mips32/Makefile.inc
r9faddb3 r0e24857 73 73 TOOLCHAIN_DIR = /usr/local/mips/bin 74 74 KERNEL_LOAD_ADDRESS = 0x88002000 75 CFLAGS += -EB -DBIG_ENDIAN -D HAVE_FPU -march=r460075 CFLAGS += -EB -DBIG_ENDIAN -DARCH_HAS_FPU -march=r4600 76 76 INIT_ADDRESS = 0 77 77 INIT_SIZE = 0 … … 80 80 BFD_NAME=elf32-tradlittlemips 81 81 BFD = ecoff-littlemips 82 CFLAGS += -D HAVE_FPU -mips382 CFLAGS += -DARCH_HAS_FPU -mips3 83 83 INIT_ADDRESS = 0x1800000 84 84 endif … … 88 88 TARGET = mips-sgi-irix5 89 89 TOOLCHAIN_DIR = /usr/local/mips/bin 90 CFLAGS += -EB -DBIG_ENDIAN -D HAVE_FPU -mips390 CFLAGS += -EB -DBIG_ENDIAN -DARCH_HAS_FPU -mips3 91 91 INIT_ADDRESS = 0x1800000 92 92 endif -
arch/mips32/include/fpu_context.h
r9faddb3 r0e24857 32 32 #include <arch/types.h> 33 33 34 #define ARCH_HAS_FPU35 34 #define FPU_CONTEXT_ALIGN sizeof(__native) 36 35 -
arch/mips32/src/asm.S
r9faddb3 r0e24857 157 157 .global fpu_context_save 158 158 fpu_context_save: 159 #ifdef HAVE_FPU159 #ifdef ARCH_HAS_FPU 160 160 fpu_gp_save 0,$a0 161 161 fpu_gp_save 1,$a0 … … 228 228 .global fpu_context_restore 229 229 fpu_context_restore: 230 #ifdef HAVE_FPU230 #ifdef ARCH_HAS_FPU 231 231 fpu_gp_restore 0,$a0 232 232 fpu_gp_restore 1,$a0 -
arch/mips32/src/fpu_context.c
r9faddb3 r0e24857 35 35 void fpu_disable(void) 36 36 { 37 #ifdef HAVE_FPU37 #ifdef ARCH_HAS_FPU 38 38 cp0_status_write(cp0_status_read() & ~cp0_status_fpu_bit); 39 39 if (THREAD && THREAD->pstate) … … 44 44 void fpu_enable(void) 45 45 { 46 #ifdef HAVE_FPU46 #ifdef ARCH_HAS_FPU 47 47 cp0_status_write(cp0_status_read() | cp0_status_fpu_bit); 48 48 if (THREAD && THREAD->pstate)
Note:
See TracChangeset
for help on using the changeset viewer.