Changeset 15f8079 in mainline
- Timestamp:
- 2017-12-20T14:49:10Z (7 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- f98f4b7
- Parents:
- 85bf12ba
- git-author:
- Ondřej Hlavatý <aearsis@…> (2017-12-20 14:46:16)
- git-committer:
- Ondřej Hlavatý <aearsis@…> (2017-12-20 14:49:10)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
uspace/drv/bus/usb/xhci/hc.c
r85bf12ba r15f8079 399 399 XHCI_REG_WR(hc->op_regs, XHCI_OP_DCBAAP_LO, LOWER32(dcbaaptr)); 400 400 XHCI_REG_WR(hc->op_regs, XHCI_OP_DCBAAP_HI, UPPER32(dcbaaptr)); 401 XHCI_REG_WR(hc->op_regs, XHCI_OP_MAX_SLOTS_EN, 0);401 XHCI_REG_WR(hc->op_regs, XHCI_OP_MAX_SLOTS_EN, hc->max_slots); 402 402 403 403 uint64_t crptr = xhci_trb_ring_get_dequeue_ptr(&hc->cr.trb_ring);
Note:
See TracChangeset
for help on using the changeset viewer.