Changeset 46bbccb in mainline for arch/ppc32/loader/asm.S


Ignore:
Timestamp:
2006-03-15T00:52:44Z (19 years ago)
Author:
Martin Decky <martin@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
5e7b926
Parents:
96e08225
Message:

simplify register names

File:
1 edited

Legend:

Unmodified
Added
Removed

  • arch/ppc32/loader/asm.S

    r96e08225 r46bbccb  
    2828
    2929#include "regname.h"
    30 #include "spr.h"
    3130
    3231.data
    … …  
    165164       
    166165        li r3, 0
    167         ori     r3, r3, (HID0_ICE | HID0_DCE | HID0_ICFI | HID0_DCI)
    168         mfspr r4, SPRN_HID0
     166        ori     r3, r3, (hid0_ice | hid0_dce | hid0_icfi | hid0_dci)
     167        mfspr r4, hid0
    169168        or r5, r4, r3
    170169        isync
    171         mtspr SPRN_HID0, r5
     170        mtspr hid0, r5
    172171        sync
    173172        isync
    … …  
    175174        # Enable instruction cache
    176175       
    177         ori     r5, r4, HID0_ICE
    178         mtspr SPRN_HID0, r5
     176        ori     r5, r4, hid0_ice
     177        mtspr hid0, r5
    179178        sync
    180179        isync
    … …  
    185184        mtlr r3
    186185        blr
    187 
Note: See TracChangeset for help on using the changeset viewer.