Changeset 49a736e2 in mainline
- Timestamp:
- 2012-04-11T16:18:43Z (13 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 179f6f2
- Parents:
- c127e1c
- Files:
-
- 9 edited
Legend:
- Unmodified
- Added
- Removed
-
HelenOS.config
rc127e1c r49a736e2 96 96 97 97 % CPU type 98 @ "armv7 " ARMv798 @ "armv7_a" ARMv7-A 99 99 ! [PLATFORM=arm32&MACHINE=beagleboardxm] PROCESSOR (choice) 100 100 -
boot/arch/arm32/Makefile.inc
rc127e1c r49a736e2 49 49 BITS = 32 50 50 ENDIANESS = LE 51 EXTRA_CFLAGS = -march= armv451 EXTRA_CFLAGS = -march=$(subst _,-,$(PROCESSOR)) 52 52 53 53 ifeq ($(MACHINE), gta02) -
boot/arch/arm32/src/mm.c
rc127e1c r49a736e2 107 107 "mcr p15, 0, r0, c3, c0, 0\n" 108 108 109 #ifdef PROCESSOR_armv7 110 /* Clean L2 cache */ 111 "mov r12, #0x1\n" //set up to invalidate L2 112 "smc #0\n" //Call SMI monitor 113 109 #ifdef PROCESSOR_armv7_a 114 110 /* Read Auxiliary control register */ 115 111 "mrc p15, 0, r0, c1, c0, 1\n" … … 123 119 "mrc p15, 0, r0, c1, c0, 0\n" 124 120 125 #ifdef PROCESSOR_armv7 121 #ifdef PROCESSOR_armv7_a 126 122 /* Mask to enable paging, alignment and caching */ 127 123 "ldr r1, =0x00000007\n" -
kernel/arch/arm32/Makefile.inc
rc127e1c r49a736e2 33 33 ATSIGN = % 34 34 35 GCC_CFLAGS += -march= armv435 GCC_CFLAGS += -march=$(subst _,-,$(PROCESSOR)) 36 36 37 37 BITS = 32 -
kernel/arch/arm32/include/asm.h
rc127e1c r49a736e2 49 49 NO_TRACE static inline void cpu_sleep(void) 50 50 { 51 #ifdef PROCESSOR_armv7 51 #ifdef PROCESSOR_armv7_a 52 52 asm volatile ( "wfe" :: ); 53 53 #endif -
kernel/arch/arm32/include/mm/page.h
rc127e1c r49a736e2 55 55 #endif 56 56 57 #if defined(PROCESSOR_armv7 )57 #if defined(PROCESSOR_armv7_a) 58 58 #include "page_armv7.h" 59 59 #elif defined(PROCESSOR_armv4) | defined(PROCESSOR_armv5) -
kernel/arch/arm32/src/cpu/cpu.c
rc127e1c r49a736e2 100 100 void cpu_arch_init(void) 101 101 { 102 #if defined(PROCESSOR_armv7 )102 #if defined(PROCESSOR_armv7_a) 103 103 uint32_t control_reg = 0; 104 104 asm volatile ( -
kernel/arch/arm32/src/exception.c
rc127e1c r49a736e2 122 122 uint32_t control_reg = 0; 123 123 124 #if defined(PROCESSOR_armv7 )124 #if defined(PROCESSOR_armv7_a) 125 125 asm volatile ( 126 126 "mrc p15, 0, %[control_reg], c1, c0" … … 137 137 control_reg |= CP15_R1_HIGH_VECTORS_BIT; 138 138 139 #if defined(PROCESSOR_armv7 )139 #if defined(PROCESSOR_armv7_a) 140 140 asm volatile ( 141 141 "mcr p15, 0, %[control_reg], c1, c0" -
uspace/lib/c/arch/arm32/Makefile.common
rc127e1c r49a736e2 28 28 # 29 29 30 GCC_CFLAGS += -ffixed-r9 -mtp=soft -fno-omit-frame-pointer -march= armv430 GCC_CFLAGS += -ffixed-r9 -mtp=soft -fno-omit-frame-pointer -march=$(subst _,-,$(PROCESSOR)) 31 31 32 32 ENDIANESS = LE
Note:
See TracChangeset
for help on using the changeset viewer.