Changeset 4f6368c in mainline
- Timestamp:
- 2023-12-05T12:21:34Z (12 months ago)
- Branches:
- master, topic/simplify-dev-export
- Children:
- d53a5ab0
- Parents:
- 10fc93c (diff), 56a3c29e (diff)
Note: this is a merge changeset, the changes displayed below correspond to the merge itself.
Use the(diff)
links above to see all the changes relative to each parent. - git-author:
- Vojtech Horky <vojtech.horky@…> (2023-12-05 12:21:34)
- git-committer:
- GitHub <noreply@…> (2023-12-05 12:21:34)
- Location:
- tools
- Files:
-
- 2 edited
Legend:
- Unmodified
- Added
- Removed
-
tools/conf/msim.conf
r10fc93c r4f6368c 3 3 # 4 4 5 add d cpu cpu06 add d cpu cpu15 add dr4kcpu cpu0 6 add dr4kcpu cpu1 7 7 8 8 add rwm mainmem 0x00000000 -
tools/ew.py
r10fc93c r4f6368c 79 79 for termemu in emus: 80 80 try: 81 subprocess.check_output('which ' + termemu, shell = True )81 subprocess.check_output('which ' + termemu, shell = True, stderr = subprocess.STDOUT) 82 82 return termemu 83 83 except: … … 331 331 def msim_run(platform, machine, processor): 332 332 hdisk_mk() 333 run_in_console('msim - c ' + TOOLS_DIR + '/conf/msim.conf', 'HelenOS/mips32 on msim')333 run_in_console('msim -n -c ' + TOOLS_DIR + '/conf/msim.conf', 'HelenOS/mips32 on msim') 334 334 335 335 def spike_run(platform, machine, processor):
Note:
See TracChangeset
for help on using the changeset viewer.