Changeset 534bcdf in mainline
- Timestamp:
- 2019-04-06T09:02:46Z (6 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 3daba42e
- Parents:
- fd67c9f
- Location:
- kernel
- Files:
-
- 5 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/amd64/src/amd64.c
rfd67c9f r534bcdf 121 121 /* PIC */ 122 122 i8259_init((i8259_t *) I8259_PIC0_BASE, 123 (i8259_t *) I8259_PIC1_BASE, IRQ_PIC1, IVT_IRQBASE, 124 IVT_IRQBASE + 8); 123 (i8259_t *) I8259_PIC1_BASE, IRQ_PIC1, IVT_IRQBASE); 125 124 126 125 /* -
kernel/arch/ia32/src/ia32.c
rfd67c9f r534bcdf 110 110 /* PIC */ 111 111 i8259_init((i8259_t *) I8259_PIC0_BASE, 112 (i8259_t *) I8259_PIC1_BASE, IRQ_PIC1, IVT_IRQBASE, 113 IVT_IRQBASE + 8); 112 (i8259_t *) I8259_PIC1_BASE, IRQ_PIC1, IVT_IRQBASE); 114 113 115 114 /* -
kernel/arch/mips32/src/mach/malta/malta.c
rfd67c9f r534bcdf 99 99 irq_init(ISA_IRQ_COUNT, ISA_IRQ_COUNT); 100 100 101 i8259_init((i8259_t *) PIC0_BASE, (i8259_t *) PIC1_BASE, 2, 0 , 8);101 i8259_init((i8259_t *) PIC0_BASE, (i8259_t *) PIC1_BASE, 2, 0); 102 102 103 103 int_handler[INT_HW0] = malta_isa_irq_handler; -
kernel/genarch/include/genarch/drivers/i8259/i8259.h
rfd67c9f r534bcdf 60 60 } __attribute__((packed)) i8259_t; 61 61 62 extern void i8259_init(i8259_t *, i8259_t *, inr_t, unsigned int , unsigned int);62 extern void i8259_init(i8259_t *, i8259_t *, inr_t, unsigned int); 63 63 extern void pic_enable_irqs(uint16_t); 64 64 extern void pic_disable_irqs(uint16_t); -
kernel/genarch/src/drivers/i8259/i8259.c
rfd67c9f r534bcdf 48 48 49 49 void i8259_init(i8259_t *pic0, i8259_t *pic1, inr_t pic1_irq, 50 unsigned int irq0_ int, unsigned int irq8_int)50 unsigned int irq0_vec) 51 51 { 52 52 saved_pic0 = pic0; … … 56 56 pio_write_8(&pic0->port1, PIC_ICW1 | PIC_ICW1_NEEDICW4); 57 57 58 /* ICW2: IRQ 0 maps to INT irq0_int*/59 pio_write_8(&pic0->port2, irq0_ int);58 /* ICW2: IRQ 0 maps to interrupt vector address irq0_vec */ 59 pio_write_8(&pic0->port2, irq0_vec); 60 60 61 61 /* ICW3: pic1 using IRQ IRQ_PIC1 */ … … 68 68 pio_write_8(&pic1->port1, PIC_ICW1 | PIC_ICW1_NEEDICW4); 69 69 70 /* ICW2: IRQ 8 maps to INT irq8_int*/71 pio_write_8(&pic1->port2, irq 8_int);70 /* ICW2: IRQ 8 maps to interrupt vector address irq0_vec + 8 */ 71 pio_write_8(&pic1->port2, irq0_vec + PIC_IRQ_COUNT); 72 72 73 73 /* ICW3: pic1 is known as IRQ_PIC1 */
Note:
See TracChangeset
for help on using the changeset viewer.