Changeset 5e629ad4 in mainline


Ignore:
Timestamp:
2022-01-31T15:50:14Z (3 years ago)
Author:
Jiri Svoboda <jiri@…>
Branches:
master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
50c8e72, c6d8c535
Parents:
7fc81da
git-author:
Jiri Svoboda <jiri@…> (2022-01-30 03:44:31)
git-committer:
Jiri Svoboda <jiri@…> (2022-01-31 15:50:14)
Message:

Fix setting of CR0.TS bit on ia32 being logically reversed

This was observable as causing kernel deadlock with lazy FPU
switching disabled.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/ia32/src/cpu/cpu.c

    r7fc81da r5e629ad4  
    7171void fpu_disable(void)
    7272{
    73         write_cr0(read_cr0() & ~CR0_TS);
     73        write_cr0(read_cr0() | CR0_TS);
    7474}
    7575
    7676void fpu_enable(void)
    7777{
    78         write_cr0(read_cr0() | CR0_TS);
     78        write_cr0(read_cr0() & ~CR0_TS);
    7979}
    8080
Note: See TracChangeset for help on using the changeset viewer.