Changeset 60f6b7c in mainline for arch/ia64/src/cpu/cpu.c


Ignore:
Timestamp:
2005-09-01T17:47:55Z (19 years ago)
Author:
Jakub Vana <jakub.vana@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
5a2e9bbb
Parents:
38207b9
Message:

Register dump on IA-64 exceptions

File:
1 edited

Legend:

Unmodified
Added
Removed
  • arch/ia64/src/cpu/cpu.c

    r38207b9 r60f6b7c  
    22#include <print.h>
    33#include <panic.h>
     4#include <arch/types.h>
    45
    56extern int IVT;
     
    1415
    1516    int *p=&IVT;
     17   
     18    volatile __u64 hlp,hlp2;
    1619
    1720
    18         __asm__ (
     21    int psr = 0x2000;
     22
     23        __asm__  volatile (
    1924                "mov r15 = %0;;"
    2025                "mov cr2 = r15;;"
     26                "mov psr.l = %1;;"
    2127                :
    22                 : "r" (p)
     28                : "r" (p), "r" (psr)
    2329                : "r15"
    2430        );
     31
     32
     33
     34        /*Switch register bank of regs r16 .. r31 to 1 It is automaticly cleared on exception*/
     35        __asm__ volatile ("bsw.1;;");             
     36       
    2537
    2638}
Note: See TracChangeset for help on using the changeset viewer.