Changes in uspace/drv/ehci-hcd/pci.c [0969e45e:67352d2] in mainline
- File:
-
- 1 edited
-
uspace/drv/ehci-hcd/pci.c (modified) (7 diffs)
Legend:
- Unmodified
- Added
- Removed
-
uspace/drv/ehci-hcd/pci.c
r0969e45e r67352d2 48 48 49 49 #define PAGE_SIZE_MASK 0xfffff000 50 50 51 #define HCC_PARAMS_OFFSET 0x8 51 52 #define HCC_PARAMS_EECP_MASK 0xff 52 53 #define HCC_PARAMS_EECP_OFFSET 8 54 55 #define CMD_OFFSET 0x0 56 #define CONFIGFLAG_OFFSET 0x40 53 57 54 58 #define USBCMD_RUN 1 … … 62 66 #define WAIT_STEP 10 63 67 64 65 68 /** Get address of registers and IRQ for given device. 66 69 * 67 70 * @param[in] dev Device asking for the addresses. 68 * @param[out] io_reg_address Base address of the I/Orange.69 * @param[out] io_reg_size Size of the I/Orange.71 * @param[out] mem_reg_address Base address of the memory range. 72 * @param[out] mem_reg_size Size of the memory range. 70 73 * @param[out] irq_no IRQ assigned to the device. 71 74 * @return Error code. … … 87 90 rc = hw_res_get_resource_list(parent_phone, &hw_resources); 88 91 if (rc != EOK) { 89 goto leave; 92 async_hangup(parent_phone); 93 return rc; 90 94 } 91 95 … … 100 104 for (i = 0; i < hw_resources.count; i++) { 101 105 hw_resource_t *res = &hw_resources.resources[i]; 102 switch (res->type) { 103 case INTERRUPT: 104 irq = res->res.interrupt.irq; 105 irq_found = true; 106 usb_log_debug2("Found interrupt: %d.\n", irq); 107 break; 108 case MEM_RANGE: 109 if (res->res.mem_range.address != 0 110 && res->res.mem_range.size != 0 ) { 111 mem_address = res->res.mem_range.address; 112 mem_size = res->res.mem_range.size; 113 usb_log_debug2("Found mem: %llx %zu.\n", 114 res->res.mem_range.address, res->res.mem_range.size); 115 mem_found = true; 106 switch (res->type) 107 { 108 case INTERRUPT: 109 irq = res->res.interrupt.irq; 110 irq_found = true; 111 usb_log_debug2("Found interrupt: %d.\n", irq); 112 break; 113 114 case MEM_RANGE: 115 if (res->res.mem_range.address != 0 116 && res->res.mem_range.size != 0 ) { 117 mem_address = res->res.mem_range.address; 118 mem_size = res->res.mem_range.size; 119 usb_log_debug2("Found mem: %llx %zu.\n", 120 mem_address, mem_size); 121 mem_found = true; 116 122 } 117 break; 118 default: 119 break; 123 default: 124 break; 120 125 } 121 126 } 122 127 123 if (!mem_found) { 128 if (mem_found && irq_found) { 129 *mem_reg_address = mem_address; 130 *mem_reg_size = mem_size; 131 *irq_no = irq; 132 rc = EOK; 133 } else { 124 134 rc = ENOENT; 125 goto leave; 126 } 127 128 if (!irq_found) { 129 rc = ENOENT; 130 goto leave; 131 } 132 133 *mem_reg_address = mem_address; 134 *mem_reg_size = mem_size; 135 *irq_no = irq; 136 137 rc = EOK; 138 leave: 135 } 136 139 137 async_hangup(parent_phone); 140 141 138 return rc; 142 139 } 143 140 /*----------------------------------------------------------------------------*/ 141 /** Calls the PCI driver with a request to enable interrupts 142 * 143 * @param[in] device Device asking for interrupts 144 * @return Error code. 145 */ 144 146 int pci_enable_interrupts(ddf_dev_t *device) 145 147 { 146 int parent_phone = devman_parent_device_connect(device->handle, 147 IPC_FLAG_BLOCKING); 148 int parent_phone = 149 devman_parent_device_connect(device->handle, IPC_FLAG_BLOCKING); 150 if (parent_phone < 0) { 151 return parent_phone; 152 } 148 153 bool enabled = hw_res_enable_interrupt(parent_phone); 149 154 async_hangup(parent_phone); … … 151 156 } 152 157 /*----------------------------------------------------------------------------*/ 158 /** Implements BIOS handoff routine as decribed in EHCI spec 159 * 160 * @param[in] device Device asking for interrupts 161 * @return Error code. 162 */ 153 163 int pci_disable_legacy(ddf_dev_t *device) 154 164 { … … 160 170 } 161 171 162 /* read register space BAR */ 172 #define CHECK_RET_HANGUP_RETURN(ret, message...) \ 173 if (ret != EOK) { \ 174 usb_log_error(message); \ 175 async_hangup(parent_phone); \ 176 return ret; \ 177 } else (void)0 178 179 180 /* read register space BASE BAR */ 163 181 sysarg_t address = 0x10; 164 182 sysarg_t value; 165 183 166 184 int ret = async_req_2_1(parent_phone, DEV_IFACE_ID(PCI_DEV_IFACE), 167 185 IPC_M_CONFIG_SPACE_READ_32, address, &value); 186 CHECK_RET_HANGUP_RETURN(ret, "Failed(%d) to read PCI config space.\n", 187 ret); 168 188 usb_log_info("Register space BAR at %p:%x.\n", address, value); 169 189 170 /* clear lower byte, it's not part of the address */190 /* clear lower byte, it's not part of the BASE address */ 171 191 uintptr_t registers = (value & 0xffffff00); 172 usb_log_info("Mem registeraddress:%p.\n", registers);173 174 /* if nothing setup the hc, the we don't need toto turn it off */192 usb_log_info("Memory registers BASE address:%p.\n", registers); 193 194 /* if nothing setup the hc, we don't need to turn it off */ 175 195 if (registers == 0) 176 196 return ENOTSUP; 177 197 178 /* EHCI registers need 20 bytes*/198 /* map EHCI registers */ 179 199 void *regs = as_get_mappable_page(4096); 180 200 ret = physmem_map((void*)(registers & PAGE_SIZE_MASK), regs, 1, 181 201 AS_AREA_READ | AS_AREA_WRITE); 182 if (ret != EOK) { 183 usb_log_error("Failed(%d) to map registers %p:%p.\n", 184 ret, regs, registers); 185 } 202 CHECK_RET_HANGUP_RETURN(ret, "Failed(%d) to map registers %p:%p.\n", 203 ret, regs, registers); 204 186 205 /* calculate value of BASE */ 187 206 registers = (registers & 0xf00) | (uintptr_t)regs; 188 207 189 uint32_t hcc_params = *(uint32_t*)(registers + HCC_PARAMS_OFFSET);190 208 const uint32_t hcc_params = 209 *(uint32_t*)(registers + HCC_PARAMS_OFFSET); 191 210 usb_log_debug("Value of hcc params register: %x.\n", hcc_params); 192 uint32_t eecp = (hcc_params >> HCC_PARAMS_EECP_OFFSET) & HCC_PARAMS_EECP_MASK; 211 212 /* Read value of EHCI Extended Capabilities Pointer 213 * (points to PCI config space) */ 214 uint32_t eecp = 215 (hcc_params >> HCC_PARAMS_EECP_OFFSET) & HCC_PARAMS_EECP_MASK; 193 216 usb_log_debug("Value of EECP: %x.\n", eecp); 194 217 218 /* Read the second EEC. i.e. Legacy Support and Control register */ 219 /* TODO: Check capability type here */ 195 220 ret = async_req_2_1(parent_phone, DEV_IFACE_ID(PCI_DEV_IFACE), 196 221 IPC_M_CONFIG_SPACE_READ_32, eecp + USBLEGCTLSTS_OFFSET, &value); 197 if (ret != EOK) { 198 usb_log_error("Failed(%d) to read USBLEGCTLSTS.\n", ret); 199 return ret; 200 } 201 usb_log_debug2("USBLEGCTLSTS: %x.\n", value); 202 222 CHECK_RET_HANGUP_RETURN(ret, "Failed(%d) to read USBLEGCTLSTS.\n", ret); 223 usb_log_debug("USBLEGCTLSTS: %x.\n", value); 224 225 /* Read the first EEC. i.e. Legacy Support register */ 226 /* TODO: Check capability type here */ 203 227 ret = async_req_2_1(parent_phone, DEV_IFACE_ID(PCI_DEV_IFACE), 204 228 IPC_M_CONFIG_SPACE_READ_32, eecp + USBLEGSUP_OFFSET, &value); 205 if (ret != EOK) { 206 usb_log_error("Failed(%d) to read USBLEGSUP.\n", ret); 207 return ret; 208 } 229 CHECK_RET_HANGUP_RETURN(ret, "Failed(%d) to read USBLEGSUP.\n", ret); 209 230 usb_log_debug2("USBLEGSUP: %x.\n", value); 210 231 211 /* request control from firmware/BIOS, by writing 1 to highest byte */ 232 /* Request control from firmware/BIOS, by writing 1 to highest byte. 233 * (OS Control semaphore)*/ 212 234 ret = async_req_3_0(parent_phone, DEV_IFACE_ID(PCI_DEV_IFACE), 213 235 IPC_M_CONFIG_SPACE_WRITE_8, eecp + USBLEGSUP_OFFSET + 3, 1); 214 if (ret != EOK) { 215 usb_log_error("Failed(%d) request OS EHCI control.\n", ret); 216 return ret; 217 } 218 219 size_t wait = 0; /* might be anything */ 220 /* wait for BIOS to release control */ 236 CHECK_RET_HANGUP_RETURN(ret, "Failed(%d) to request OS EHCI control.\n", 237 ret); 238 239 size_t wait = 0; 240 /* Wait for BIOS to release control. */ 221 241 while ((wait < DEFAULT_WAIT) && (value & USBLEGSUP_BIOS_CONTROL)) { 222 242 async_usleep(WAIT_STEP); 223 243 ret = async_req_2_1(parent_phone, DEV_IFACE_ID(PCI_DEV_IFACE), 224 244 IPC_M_CONFIG_SPACE_READ_32, eecp + USBLEGSUP_OFFSET, &value); 225 245 wait += WAIT_STEP; 226 246 } 227 247 228 if ((value & USBLEGSUP_BIOS_CONTROL) != 0) { 229 usb_log_warning( 230 "BIOS failed to release control after %d usecs, force it.\n", 231 wait); 248 249 if ((value & USBLEGSUP_BIOS_CONTROL) == 0) { 250 usb_log_info("BIOS released control after %d usec.\n", wait); 251 } else { 252 /* BIOS failed to hand over control, this should not happen. */ 253 usb_log_warning( "BIOS failed to release control after " 254 "%d usecs, force it.\n", wait); 232 255 ret = async_req_3_0(parent_phone, DEV_IFACE_ID(PCI_DEV_IFACE), 233 256 IPC_M_CONFIG_SPACE_WRITE_32, eecp + USBLEGSUP_OFFSET, 234 257 USBLEGSUP_OS_CONTROL); 235 if (ret != EOK) { 236 usb_log_error("Failed(%d) to force OS EHCI control.\n", ret); 237 return ret; 238 } 239 } else { 240 usb_log_info("BIOS released control after %d usec.\n", 241 wait); 242 } 243 244 245 /* zero SMI enables in legacy control register */ 258 CHECK_RET_HANGUP_RETURN(ret, 259 "Failed(%d) to force OS EHCI control.\n", ret); 260 } 261 262 /* Zero SMI enables in legacy control register. 263 * It would prevent pre-OS code from interfering. */ 246 264 ret = async_req_3_0(parent_phone, DEV_IFACE_ID(PCI_DEV_IFACE), 247 265 IPC_M_CONFIG_SPACE_WRITE_32, eecp + USBLEGCTLSTS_OFFSET, 0); 248 if (ret != EOK) { 249 usb_log_error("Failed(%d) zero USBLEGCTLSTS.\n", ret); 250 return ret; 251 } 266 CHECK_RET_HANGUP_RETURN(ret, "Failed(%d) zero USBLEGCTLSTS.\n", ret); 252 267 usb_log_debug("Zeroed USBLEGCTLSTS register.\n"); 253 268 269 /* Read again Legacy Support and Control register */ 254 270 ret = async_req_2_1(parent_phone, DEV_IFACE_ID(PCI_DEV_IFACE), 255 271 IPC_M_CONFIG_SPACE_READ_32, eecp + USBLEGCTLSTS_OFFSET, &value); 256 if (ret != EOK) { 257 usb_log_error("Failed(%d) to read USBLEGCTLSTS.\n", ret); 258 return ret; 259 } 272 CHECK_RET_HANGUP_RETURN(ret, "Failed(%d) to read USBLEGCTLSTS.\n", ret); 260 273 usb_log_debug2("USBLEGCTLSTS: %x.\n", value); 261 274 275 /* Read again Legacy Support register */ 262 276 ret = async_req_2_1(parent_phone, DEV_IFACE_ID(PCI_DEV_IFACE), 263 277 IPC_M_CONFIG_SPACE_READ_32, eecp + USBLEGSUP_OFFSET, &value); 264 if (ret != EOK) { 265 usb_log_error("Failed(%d) to read USBLEGSUP.\n", ret); 266 return ret; 267 } 278 CHECK_RET_HANGUP_RETURN(ret, "Failed(%d) to read USBLEGSUP.\n", ret); 268 279 usb_log_debug2("USBLEGSUP: %x.\n", value); 269 280 270 /*271 * TURN OFF EHCI FOR NOW, REMOVE IF THE DRIVER IS IMPLEMENTED 272 */273 274 /* size of capability registers in memory space*/281 /* 282 * TURN OFF EHCI FOR NOW, DRIVER WILL REINITIALIZE IT 283 */ 284 285 /* Get size of capability registers in memory space. */ 275 286 uint8_t operation_offset = *(uint8_t*)registers; 276 287 usb_log_debug("USBCMD offset: %d.\n", operation_offset); 277 /* zero USBCMD register */ 288 289 /* Zero USBCMD register. */ 278 290 volatile uint32_t *usbcmd = 279 (uint32_t*)((uint8_t*)registers + operation_offset); 291 (uint32_t*)((uint8_t*)registers + operation_offset + CMD_OFFSET); 292 volatile uint32_t *usbconfigured = 293 (uint32_t*)((uint8_t*)registers + operation_offset 294 + CONFIGFLAG_OFFSET); 280 295 usb_log_debug("USBCMD value: %x.\n", *usbcmd); 281 296 if (*usbcmd & USBCMD_RUN) { 282 297 *usbcmd = 0; 298 *usbconfigured = 0; 283 299 usb_log_info("EHCI turned off.\n"); 284 300 } else { … … 286 302 } 287 303 288 289 304 async_hangup(parent_phone); 290 291 return ret; 305 return ret; 306 #undef CHECK_RET_HANGUP_RETURN 292 307 } 293 308 /*----------------------------------------------------------------------------*/
Note:
See TracChangeset
for help on using the changeset viewer.
