Changeset 6e787c4 in mainline
- Timestamp:
- 2005-08-24T12:21:26Z (19 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- cfd6efd2
- Parents:
- a8f9a82
- Files:
-
- 2 added
- 4 edited
Legend:
- Unmodified
- Added
- Removed
-
include/cpu.h
ra8f9a82 r6e787c4 41 41 #include <arch/context.h> 42 42 43 #define CPU_STACK_SIZE (4096)43 #define CPU_STACK_SIZE PAGE_SIZE 44 44 45 45 struct cpu { -
src/Makefile
ra8f9a82 r6e787c4 21 21 time/timeout.c \ 22 22 time/delay.c \ 23 preempt/preemption.c \ 23 24 synch/spinlock.c \ 24 25 synch/condvar.c \ -
test/synch/rwlock3/test.c
ra8f9a82 r6e787c4 41 41 42 42 static void reader(void *arg); 43 static void failed(void *arg);43 static void failed(void); 44 44 45 45 void reader(void *arg) -
test/synch/rwlock4/test.c
ra8f9a82 r6e787c4 60 60 { 61 61 __u32 rc; 62 pri_t pri; 62 63 64 pri = cpu_priority_high(); 63 65 spinlock_lock(&lock); 64 66 rc = seed % max; 65 67 seed = (((seed<<2) ^ (seed>>2)) * 487) + rc; 66 68 spinlock_unlock(&lock); 69 cpu_priority_restore(pri); 67 70 return rc; 68 71 }
Note:
See TracChangeset
for help on using the changeset viewer.