Changeset 76cec1e in mainline for arch/ia32/src/interrupt.c
- Timestamp:
- 2005-07-15T21:57:30Z (19 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- b4a4c5e3
- Parents:
- e41c47e
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
arch/ia32/src/interrupt.c
re41c47e r76cec1e 98 98 { 99 99 reset_TS_flag(); 100 if ((CPU->fpu_owner)!=NULL) 101 { 102 fpu_lazy_context_save(&((CPU->fpu_owner)->saved_fpu_context)); 100 if ((CPU->fpu_owner)!=NULL) { 101 fpu_lazy_context_save(&((CPU->fpu_owner)->saved_fpu_context)); 103 102 (CPU->fpu_owner)->fpu_context_engaged=0; /* don't prevent migration */ 104 103 } 105 104 if(THREAD->fpu_context_exists) fpu_lazy_context_restore(&(THREAD->saved_fpu_context)); 106 105 else {fpu_init();THREAD->fpu_context_exists=1;} 107 106 CPU->fpu_owner=THREAD; 108 107 }
Note:
See TracChangeset
for help on using the changeset viewer.