Context Navigation

asm.h [82474ef:7a0359b] in mainline

File:

r82474ef	r7a0359b
38	38
39	39	#include <typedefs.h>
40		~~#include <arch/types.h>~~
41	40	#include <arch/stack.h>
42	41	#include <config.h>
43	42	#include <arch/interrupt.h>
	43	#include <trace.h>
44	44
45	45	/** No such instruction on ARM to sleep CPU. */
46		static inline void cpu_sleep(void)
	46	NO_TRACE static inline void cpu_sleep(void)
47	47	{
48	48	}
49	49
50		static inline void pio_write_8(ioport8_t *port, uint8_t v)
	50	NO_TRACE static inline void pio_write_8(ioport8_t *port, uint8_t v)
51	51	{
52	52	*port = v;
53	53	}
54	54
55		static inline void pio_write_16(ioport16_t *port, uint16_t v)
	55	NO_TRACE static inline void pio_write_16(ioport16_t *port, uint16_t v)
56	56	{
57	57	*port = v;
58	58	}
59	59
60		static inline void pio_write_32(ioport32_t *port, uint32_t v)
	60	NO_TRACE static inline void pio_write_32(ioport32_t *port, uint32_t v)
61	61	{
62	62	*port = v;
63	63	}
64	64
65		static inline uint8_t pio_read_8(ioport8_t *port)
	65	NO_TRACE static inline uint8_t pio_read_8(ioport8_t *port)
66	66	{
67	67	return *port;
68	68	}
69	69
70		static inline uint16_t pio_read_16(ioport16_t *port)
	70	NO_TRACE static inline uint16_t pio_read_16(ioport16_t *port)
71	71	{
72	72	return *port;
73	73	}
74	74
75		static inline uint32_t pio_read_32(ioport32_t *port)
	75	NO_TRACE static inline uint32_t pio_read_32(ioport32_t *port)
76	76	{
77	77	return *port;
…	…
85	85	*
86	86	*/
87		static inline uintptr_t get_stack_base(void)
	87	NO_TRACE static inline uintptr_t get_stack_base(void)
88	88	{
89	89	uintptr_t v;
	90
90	91	asm volatile (
91	92	"and %[v], sp, %[size]\n"
…	…
93	94	: [size] "r" (~(STACK_SIZE - 1))
94	95	);
	96
95	97	return v;
96	98	}

Note: See TracChangeset for help on using the changeset viewer.