Changeset 7cb567cd in mainline for kernel/arch/ppc64/src/mm/page.c
- Timestamp:
- 2007-04-08T20:52:53Z (18 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- e5dbbe5
- Parents:
- 328f324b
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/ppc64/src/mm/page.c
r328f324b r7cb567cd 265 265 int flags; 266 266 267 /* Frames below 128 MB are mapped using BAT,268 map rest of the physical memory */269 267 for (cur = 128 << 20; cur < last_frame; cur += FRAME_SIZE) { 270 flags = PAGE_CACHEABLE ;268 flags = PAGE_CACHEABLE | PAGE_WRITE; 271 269 if ((PA2KA(cur) >= config.base) && (PA2KA(cur) < config.base + config.kernel_size)) 272 270 flags |= PAGE_GLOBAL; … … 297 295 pfn_t i; 298 296 for (i = 0; i < ADDR2PFN(ALIGN_UP(size, PAGE_SIZE)); i++) 299 page_mapping_insert(AS_KERNEL, virtaddr + PFN2ADDR(i), physaddr + PFN2ADDR(i), PAGE_NOT_CACHEABLE );297 page_mapping_insert(AS_KERNEL, virtaddr + PFN2ADDR(i), physaddr + PFN2ADDR(i), PAGE_NOT_CACHEABLE | PAGE_WRITE); 300 298 301 299 last_frame = ALIGN_UP(last_frame + size, FRAME_SIZE);
Note:
See TracChangeset
for help on using the changeset viewer.