Changeset 7f1c620 in mainline for arch/amd64/include/memstr.h


Ignore:
Timestamp:
2006-07-04T17:17:56Z (19 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
0ffa3ef5
Parents:
991779c5
Message:

Replace old u?? types with respective C99 variants (e.g. uint32_t, int64_t, uintptr_t etc.).

File:
1 edited

Legend:

Unmodified
Added
Removed
  • arch/amd64/include/memstr.h

    r991779c5 r7f1c620  
    5050static inline void * memcpy(void * dst, const void * src, size_t cnt)
    5151{
    52         __native d0, d1, d2;
     52        unative_t d0, d1, d2;
    5353
    5454        __asm__ __volatile__(
     
    6060                "1:\n"
    6161                : "=&c" (d0), "=&D" (d1), "=&S" (d2)
    62                 : "0" ((__native)(cnt / 8)), "g" ((__native)cnt), "1" ((__native) dst), "2" ((__native) src)
     62                : "0" ((unative_t)(cnt / 8)), "g" ((unative_t)cnt), "1" ((unative_t) dst), "2" ((unative_t) src)
    6363                : "memory");
    6464
     
    8080static inline int memcmp(const void * src, const void * dst, size_t cnt)
    8181{
    82         __native d0, d1, d2;
    83         __native ret;
     82        unative_t d0, d1, d2;
     83        unative_t ret;
    8484       
    8585        __asm__ (
     
    9090                "1:\n"
    9191                : "=a" (ret), "=%S" (d0), "=&D" (d1), "=&c" (d2)
    92                 : "0" (0), "1" (src), "2" (dst), "3" ((__native)cnt)
     92                : "0" (0), "1" (src), "2" (dst), "3" ((unative_t)cnt)
    9393        );
    9494       
     
    105105 * @param x Value to fill
    106106 */
    107 static inline void memsetw(__address dst, size_t cnt, __u16 x)
     107static inline void memsetw(uintptr_t dst, size_t cnt, uint16_t x)
    108108{
    109         __native d0, d1;
     109        unative_t d0, d1;
    110110       
    111111        __asm__ __volatile__ (
    112112                "rep stosw\n\t"
    113113                : "=&D" (d0), "=&c" (d1), "=a" (x)
    114                 : "0" (dst), "1" ((__native)cnt), "2" (x)
     114                : "0" (dst), "1" ((unative_t)cnt), "2" (x)
    115115                : "memory"
    116116        );
     
    127127 * @param x Value to fill
    128128 */
    129 static inline void memsetb(__address dst, size_t cnt, __u8 x)
     129static inline void memsetb(uintptr_t dst, size_t cnt, uint8_t x)
    130130{
    131         __native d0, d1;
     131        unative_t d0, d1;
    132132       
    133133        __asm__ __volatile__ (
    134134                "rep stosb\n\t"
    135135                : "=&D" (d0), "=&c" (d1), "=a" (x)
    136                 : "0" (dst), "1" ((__native)cnt), "2" (x)
     136                : "0" (dst), "1" ((unative_t)cnt), "2" (x)
    137137                : "memory"
    138138        );
Note: See TracChangeset for help on using the changeset viewer.