Changeset 7f1c620 in mainline for arch/ia32/include/memstr.h
- Timestamp:
- 2006-07-04T17:17:56Z (19 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 0ffa3ef5
- Parents:
- 991779c5
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
arch/ia32/include/memstr.h
r991779c5 r7f1c620 50 50 static inline void * memcpy(void * dst, const void * src, size_t cnt) 51 51 { 52 __natived0, d1, d2;52 unative_t d0, d1, d2; 53 53 54 54 __asm__ __volatile__( … … 66 66 "1:\n" 67 67 : "=&c" (d0), "=&D" (d1), "=&S" (d2) 68 : "0" (( __native) (cnt / 4)), "g" ((__native) cnt), "1" ((__native) dst), "2" ((__native) src)68 : "0" ((unative_t) (cnt / 4)), "g" ((unative_t) cnt), "1" ((unative_t) dst), "2" ((unative_t) src) 69 69 : "memory"); 70 70 … … 86 86 static inline int memcmp(const void * src, const void * dst, size_t cnt) 87 87 { 88 __u32d0, d1, d2;88 uint32_t d0, d1, d2; 89 89 int ret; 90 90 … … 96 96 "1:\n" 97 97 : "=a" (ret), "=%S" (d0), "=&D" (d1), "=&c" (d2) 98 : "0" (0), "1" (( __native) src), "2" ((__native) dst), "3" ((__native) cnt)98 : "0" (0), "1" ((unative_t) src), "2" ((unative_t) dst), "3" ((unative_t) cnt) 99 99 ); 100 100 … … 111 111 * @param x Value to fill 112 112 */ 113 static inline void memsetw( __address dst, size_t cnt, __u16x)113 static inline void memsetw(uintptr_t dst, size_t cnt, uint16_t x) 114 114 { 115 __u32d0, d1;115 uint32_t d0, d1; 116 116 117 117 __asm__ __volatile__ ( … … 133 133 * @param x Value to fill 134 134 */ 135 static inline void memsetb( __address dst, size_t cnt, __u8x)135 static inline void memsetb(uintptr_t dst, size_t cnt, uint8_t x) 136 136 { 137 __u32d0, d1;137 uint32_t d0, d1; 138 138 139 139 __asm__ __volatile__ (
Note:
See TracChangeset
for help on using the changeset viewer.