Changeset 7f1c620 in mainline for arch/ia32/include/smp/smp.h
- Timestamp:
- 2006-07-04T17:17:56Z (19 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 0ffa3ef5
- Parents:
- 991779c5
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
arch/ia32/include/smp/smp.h
r991779c5 r7f1c620 44 44 bool (* cpu_enabled)(index_t i); /**< Check whether the processor of index i is enabled. */ 45 45 bool (*cpu_bootstrap)(index_t i); /**< Check whether the processor of index i is BSP. */ 46 __u8(*cpu_apic_id)(index_t i); /**< Return APIC ID of the processor of index i. */46 uint8_t (*cpu_apic_id)(index_t i); /**< Return APIC ID of the processor of index i. */ 47 47 int (*irq_to_pin)(int irq); /**< Return mapping between irq and APIC pin. */ 48 48 };
Note:
See TracChangeset
for help on using the changeset viewer.