Changeset 7f1c620 in mainline for arch/sparc64/include/mm/tlb.h


Ignore:
Timestamp:
2006-07-04T17:17:56Z (19 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
0ffa3ef5
Parents:
991779c5
Message:

Replace old u?? types with respective C99 variants (e.g. uint32_t, int64_t, uintptr_t etc.).

File:
1 edited

Legend:

Unmodified
Added
Removed
  • arch/sparc64/include/mm/tlb.h

    r991779c5 r7f1c620  
    5757
    5858union tlb_context_reg {
    59         __u64 v;
     59        uint64_t v;
    6060        struct {
    6161                unsigned long : 51;
     
    7070/** I-/D-TLB Data Access Address in Alternate Space. */
    7171union tlb_data_access_addr {
    72         __u64 value;
     72        uint64_t value;
    7373        struct {
    74                 __u64 : 55;
     74                uint64_t : 55;
    7575                unsigned tlb_entry : 6;
    7676                unsigned : 3;
     
    8282/** I-/D-TLB Tag Read Register. */
    8383union tlb_tag_read_reg {
    84         __u64 value;
     84        uint64_t value;
    8585        struct {
    86                 __u64 vpn : 51;         /**< Virtual Address bits 63:13. */
     86                uint64_t vpn : 51;              /**< Virtual Address bits 63:13. */
    8787                unsigned context : 13;  /**< Context identifier. */
    8888        } __attribute__ ((packed));
     
    102102/** TLB Demap Operation Address. */
    103103union tlb_demap_addr {
    104         __u64 value;
     104        uint64_t value;
    105105        struct {
    106                 __u64 vpn: 51;          /**< Virtual Address bits 63:13. */
     106                uint64_t vpn: 51;               /**< Virtual Address bits 63:13. */
    107107                unsigned : 6;           /**< Ignored. */
    108108                unsigned type : 1;      /**< The type of demap operation. */
     
    115115/** TLB Synchronous Fault Status Register. */
    116116union tlb_sfsr_reg {
    117         __u64 value;
     117        uint64_t value;
    118118        struct {
    119119                unsigned long : 39;     /**< Implementation dependent. */
     
    137137 * @return Current value of Primary Context Register.
    138138 */
    139 static inline __u64 mmu_primary_context_read(void)
     139static inline uint64_t mmu_primary_context_read(void)
    140140{
    141141        return asi_u64_read(ASI_DMMU, VA_PRIMARY_CONTEXT_REG);
     
    146146 * @param v New value of Primary Context Register.
    147147 */
    148 static inline void mmu_primary_context_write(__u64 v)
     148static inline void mmu_primary_context_write(uint64_t v)
    149149{
    150150        asi_u64_write(ASI_DMMU, VA_PRIMARY_CONTEXT_REG, v);
     
    156156 * @return Current value of Secondary Context Register.
    157157 */
    158 static inline __u64 mmu_secondary_context_read(void)
     158static inline uint64_t mmu_secondary_context_read(void)
    159159{
    160160        return asi_u64_read(ASI_DMMU, VA_SECONDARY_CONTEXT_REG);
     
    165165 * @param v New value of Primary Context Register.
    166166 */
    167 static inline void mmu_secondary_context_write(__u64 v)
     167static inline void mmu_secondary_context_write(uint64_t v)
    168168{
    169169        asi_u64_write(ASI_DMMU, VA_PRIMARY_CONTEXT_REG, v);
     
    177177 * @return Current value of specified IMMU TLB Data Access Register.
    178178 */
    179 static inline __u64 itlb_data_access_read(index_t entry)
     179static inline uint64_t itlb_data_access_read(index_t entry)
    180180{
    181181        tlb_data_access_addr_t reg;
     
    191191 * @param value Value to be written.
    192192 */
    193 static inline void itlb_data_access_write(index_t entry, __u64 value)
     193static inline void itlb_data_access_write(index_t entry, uint64_t value)
    194194{
    195195        tlb_data_access_addr_t reg;
     
    207207 * @return Current value of specified DMMU TLB Data Access Register.
    208208 */
    209 static inline __u64 dtlb_data_access_read(index_t entry)
     209static inline uint64_t dtlb_data_access_read(index_t entry)
    210210{
    211211        tlb_data_access_addr_t reg;
     
    221221 * @param value Value to be written.
    222222 */
    223 static inline void dtlb_data_access_write(index_t entry, __u64 value)
     223static inline void dtlb_data_access_write(index_t entry, uint64_t value)
    224224{
    225225        tlb_data_access_addr_t reg;
     
    237237 * @return Current value of specified IMMU TLB Tag Read Register.
    238238 */
    239 static inline __u64 itlb_tag_read_read(index_t entry)
     239static inline uint64_t itlb_tag_read_read(index_t entry)
    240240{
    241241        tlb_tag_read_addr_t tag;
     
    252252 * @return Current value of specified DMMU TLB Tag Read Register.
    253253 */
    254 static inline __u64 dtlb_tag_read_read(index_t entry)
     254static inline uint64_t dtlb_tag_read_read(index_t entry)
    255255{
    256256        tlb_tag_read_addr_t tag;
     
    265265 * @param v Value to be written.
    266266 */
    267 static inline void itlb_tag_access_write(__u64 v)
     267static inline void itlb_tag_access_write(uint64_t v)
    268268{
    269269        asi_u64_write(ASI_IMMU, VA_IMMU_TAG_ACCESS, v);
     
    275275 * @return Current value of IMMU TLB Tag Access Register.
    276276 */
    277 static inline __u64 itlb_tag_access_read(void)
     277static inline uint64_t itlb_tag_access_read(void)
    278278{
    279279        return asi_u64_read(ASI_IMMU, VA_IMMU_TAG_ACCESS);
     
    284284 * @param v Value to be written.
    285285 */
    286 static inline void dtlb_tag_access_write(__u64 v)
     286static inline void dtlb_tag_access_write(uint64_t v)
    287287{
    288288        asi_u64_write(ASI_DMMU, VA_DMMU_TAG_ACCESS, v);
     
    294294 * @return Current value of DMMU TLB Tag Access Register.
    295295 */
    296 static inline __u64 dtlb_tag_access_read(void)
     296static inline uint64_t dtlb_tag_access_read(void)
    297297{
    298298        return asi_u64_read(ASI_DMMU, VA_DMMU_TAG_ACCESS);
     
    304304 * @param v Value to be written.
    305305 */
    306 static inline void itlb_data_in_write(__u64 v)
     306static inline void itlb_data_in_write(uint64_t v)
    307307{
    308308        asi_u64_write(ASI_ITLB_DATA_IN_REG, 0, v);
     
    314314 * @param v Value to be written.
    315315 */
    316 static inline void dtlb_data_in_write(__u64 v)
     316static inline void dtlb_data_in_write(uint64_t v)
    317317{
    318318        asi_u64_write(ASI_DTLB_DATA_IN_REG, 0, v);
     
    324324 * @return Current content of I-SFSR register.
    325325 */
    326 static inline __u64 itlb_sfsr_read(void)
     326static inline uint64_t itlb_sfsr_read(void)
    327327{
    328328        return asi_u64_read(ASI_IMMU, VA_IMMU_SFSR);
     
    333333 * @param v New value of I-SFSR register.
    334334 */
    335 static inline void itlb_sfsr_write(__u64 v)
     335static inline void itlb_sfsr_write(uint64_t v)
    336336{
    337337        asi_u64_write(ASI_IMMU, VA_IMMU_SFSR, v);
     
    343343 * @return Current content of D-SFSR register.
    344344 */
    345 static inline __u64 dtlb_sfsr_read(void)
     345static inline uint64_t dtlb_sfsr_read(void)
    346346{
    347347        return asi_u64_read(ASI_DMMU, VA_DMMU_SFSR);
     
    352352 * @param v New value of D-SFSR register.
    353353 */
    354 static inline void dtlb_sfsr_write(__u64 v)
     354static inline void dtlb_sfsr_write(uint64_t v)
    355355{
    356356        asi_u64_write(ASI_DMMU, VA_DMMU_SFSR, v);
     
    362362 * @return Current content of D-SFAR register.
    363363 */
    364 static inline __u64 dtlb_sfar_read(void)
     364static inline uint64_t dtlb_sfar_read(void)
    365365{
    366366        return asi_u64_read(ASI_DMMU, VA_DMMU_SFAR);
     
    373373 * @param page Address which is on the page to be demapped.
    374374 */
    375 static inline void itlb_demap(int type, int context_encoding, __address page)
     375static inline void itlb_demap(int type, int context_encoding, uintptr_t page)
    376376{
    377377        tlb_demap_addr_t da;
     
    395395 * @param page Address which is on the page to be demapped.
    396396 */
    397 static inline void dtlb_demap(int type, int context_encoding, __address page)
     397static inline void dtlb_demap(int type, int context_encoding, uintptr_t page)
    398398{
    399399        tlb_demap_addr_t da;
     
    415415extern void fast_data_access_protection(void);
    416416
    417 extern void dtlb_insert_mapping(__address page, __address frame, int pagesize, bool locked, bool cacheable);
     417extern void dtlb_insert_mapping(uintptr_t page, uintptr_t frame, int pagesize, bool locked, bool cacheable);
    418418
    419419#endif
Note: See TracChangeset for help on using the changeset viewer.