Changeset a1a83e5e in mainline


Ignore:
Timestamp:
2009-04-21T20:16:12Z (16 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
ab1861a
Parents:
5646813
Message:

Replace non-canonical B instructions with BA %xcc.
Fix one occurrence of deprecated Bicc instruction.

Files:
5 edited

Legend:

Unmodified
Added
Removed

  • boot/arch/sparc64/loader/asm.S

    r5646813 ra1a83e5e  
    4141
    4242halt:
    43         b halt
     43        ba %xcc, halt
    4444        nop
    4545       
    … …  
    117117        ldub [%g2], %g2
    118118        cmp %g2, 3
    119         be 1f
     119        be %xcc, 1f
    120120        nop
    1211210:

  • boot/arch/sparc64/loader/boot.S

    r5646813 ra1a83e5e  
    4444.global start
    4545start:
    46         b 1f
     46        ba %xcc, 1f
    4747        nop
    4848
    … …  
    8484        stx %o4, [%l0]
    8585       
    86         b bootstrap
     86        ba %xcc, bootstrap
    8787        nop
    8888

  • kernel/arch/sparc64/include/trap/trap_table.h

    r5646813 ra1a83e5e  
    101101.macro PREEMPTIBLE_HANDLER f
    102102        sethi %hi(\f), %g1
    103         b preemptible_handler
     103        ba %xcc, preemptible_handler
    104104        or %g1, %lo(\f), %g1
    105105.endm

  • kernel/arch/sparc64/src/asm.S

    r5646813 ra1a83e5e  
    226226.global memsetb
    227227memsetb:
    228         b _memsetb
     228        ba %xcc, _memsetb
    229229        nop
    230230
    231231.global memsetw
    232232memsetw:
    233         b _memsetw
     233        ba %xcc, _memsetw
    234234        nop
    235235

  • kernel/arch/sparc64/src/dummy.s

    r5646813 ra1a83e5e  
    4343.global cpu_halt
    4444cpu_halt:
    45         b cpu_halt
     45        ba %xcc, cpu_halt
    4646        nop
Note: See TracChangeset for help on using the changeset viewer.