Changeset a640bc1 in mainline for kernel/arch/arm32/src/fpu_context.c


Ignore:
Timestamp:
2013-01-18T20:06:55Z (12 years ago)
Author:
Jan Vesely <jano.vesely@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
660e8fa
Parents:
cd8db93
Message:

arm, sec extensions: Add comments and remove use of sec extensions.

Revisit when we want to use this feature. U-boot locks the OS out of
the secure state at boot. This means we cannot change secure exception vector,
thus can only use SMC (secure monitor call) to request uboot/fw provided
functionality.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/arm32/src/fpu_context.c

    rcd8db93 ra640bc1  
    114114static void (*restore_context)(fpu_context_t *ctx);
    115115
    116 int sec_ext_handle_call(sec_ext_call_t call)
    117 {
    118         printf("Handling secure call %x in %s context (%s mode-%x)\n",
    119                 call, sec_ext_is_secure() ? "secure" : "unsecure",
    120                 sec_ext_is_monitor_mode() ? "monitor" : "other",
    121                 current_status_reg_read());
    122         if (sec_ext_is_monitor_mode() && call == SECURITY_CALL_ENABLE_CP10_11)
    123                 return 1;
    124         return 0;
    125 }
    126 
    127116static int fpu_have_coprocessor_access()
    128117{
     
    162151        return;
    163152#endif
    164         if (sec_ext_is_implemented()) {
    165                 if (!sec_ext_is_monitor_mode()) {
    166                 // TODO enable this when we implement SMC handling
    167                 //      sec_ext_call(SECURITY_CALL_ENABLE_CP10_11);
    168                 } else {
    169                         uint32_t nsacr = NSACR_read();
    170                         nsacr |= (NSACR_CP_FLAG(10) | NSACR_CP_FLAG(11));
    171                         NSACR_write(nsacr);
    172                         smc_coherence(0);
    173                 }
    174         }
    175153
    176154        /* Allow coprocessor access */
Note: See TracChangeset for help on using the changeset viewer.