Changeset a9bd960d in mainline
- Timestamp:
- 2013-09-29T07:12:08Z (11 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 226f72e
- Parents:
- dd0c8a0
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/arm32/include/arch/mm/page_armv6.h
rdd0c8a0 ra9bd960d 278 278 } 279 279 280 #if defined(PROCESSOR_ARCH_armv6) 281 /* FIXME: this disables caches */ 282 p->shareable = 1; 283 #else 280 284 /* Shareable is ignored for devices (non-cacheable), 281 285 * turn it off for normal memory. */ 282 286 p->shareable = 0; 287 #endif 283 288 284 289 p->non_global = !(flags & PAGE_GLOBAL);
Note:
See TracChangeset
for help on using the changeset viewer.