Changeset ad36bd6 in mainline
- Timestamp:
- 2005-04-25T12:37:44Z (20 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 85bfdcc8
- Parents:
- c9b8c5c
- Files:
-
- 7 edited
Legend:
- Unmodified
- Added
- Removed
-
arch/ia32/include/asm.h
rc9b8c5c rad36bd6 60 60 61 61 extern void write_dr0(__u32 v); 62 extern __u32 read_dr0(void);62 extern inline __u32 read_dr0(void); 63 63 64 64 #endif -
arch/ia32/src/asm.s
rc9b8c5c rad36bd6 53 53 .global memsetw 54 54 .global memcmp 55 .global write_dr056 .global read_dr057 58 write_dr0:59 pushl %eax60 movl 8(%esp),%eax61 movl %eax,%dr062 popl %eax63 ret64 65 read_dr0:66 movl %dr0,%eax67 ret68 55 69 56 # -
arch/ia32/src/ia32.c
rc9b8c5c rad36bd6 45 45 #include <arch/interrupt.h> 46 46 47 #include <arch/asm.h> 48 49 void write_dr0(__u32 v) 50 { 51 __asm__("movl %0,%%dr0" : : "r" (v)); 52 } 53 54 inline __u32 read_dr0(void) 55 { 56 __u32 v; 57 58 __asm__("movl %%dr0,%0\n" : "=r" (v)); 59 60 return v; 61 } 47 62 48 63 void arch_pre_mm_init(void) -
arch/ia32/src/smp/mp.c
rc9b8c5c rad36bd6 495 495 496 496 if (pr[i].l_apic_id == l_apic_id()) { 497 printf("% X: bad processor entry #%d, will not send IPI to myself\n", &pr[i], i);497 printf("%L: bad processor entry #%d, will not send IPI to myself\n", &pr[i], i); 498 498 continue; 499 499 } -
include/cpu.h
rc9b8c5c rad36bd6 60 60 61 61 int id; 62 int active; 62 63 63 64 __u16 frequency_mhz; -
src/cpu/cpu.c
rc9b8c5c rad36bd6 82 82 #endif /* __SMP__ */ 83 83 84 CPU->active = 1; 85 84 86 cpu_identify(); 85 87 cpu_arch_init(); -
src/main/kinit.c
rc9b8c5c rad36bd6 87 87 */ 88 88 for (i = 0; i < config.cpu_count; i++) 89 cpu_print_report(&cpus[i]); 89 if (cpus[i].active) 90 cpu_print_report(&cpus[i]); 90 91 91 92 #ifdef __SMP__
Note:
See TracChangeset
for help on using the changeset viewer.