Changeset cc5412e in mainline


Ignore:
Timestamp:
2006-01-24T21:12:19Z (19 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
7df0e44c
Parents:
fa7d9c4
Message:

sparc64 work.
Memory context (ASID) is, in fact, 13 bits (and not 12 bits) wide.

Location:
arch
Files:
2 edited

Legend:

Unmodified
Added
Removed

  • arch/ia64/src/mm/asid.c

    rfa7d9c4 rcc5412e  
    3131 *
    3232 * Because ia64 has much wider ASIDs (18-24 bits) compared to other
    33  * architectures (e.g. 8 bits on mips32 and 12 bits on sparc32), it is
     33 * architectures (e.g. 8 bits on mips32 and 13 bits on sparc64), it is
    3434 * inappropriate to use same methods (i.e. genarch/mm/asid_fifo.c) for
    3535 * all of them.

  • arch/sparc64/include/mm/asid.h

    rfa7d9c4 rcc5412e  
    3838
    3939#define ASID_STEALING_ENABLED   1
    40 #define ASID_MAX_ARCH   0x4095  /* 2^12 - 1 */
     40#define ASID_MAX_ARCH   0x8191  /* 2^13 - 1 */
    4141
    4242#endif
Note: See TracChangeset for help on using the changeset viewer.