Changeset d52ab7b in mainline
- Timestamp:
- 2014-03-16T16:33:39Z (11 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 2e231aba
- Parents:
- 8cffdf5
- Location:
- uspace/drv/bus/usb/uhci
- Files:
-
- 2 edited
Legend:
- Unmodified
- Added
- Removed
-
uspace/drv/bus/usb/uhci/hc.c
r8cffdf5 rd52ab7b 123 123 memcpy(cmds, uhci_irq_commands, sizeof(uhci_irq_commands)); 124 124 uhci_regs_t *registers = (uhci_regs_t *) RNGABSPTR(*regs); 125 cmds[0].addr = ®isters->usbsts;126 cmds[3].addr = ®isters->usbsts;125 cmds[0].addr = (void *) ®isters->usbsts; 126 cmds[3].addr = (void *) ®isters->usbsts; 127 127 128 128 return EOK; -
uspace/drv/bus/usb/uhci/hc.h
r8cffdf5 rd52ab7b 46 46 typedef struct uhci_regs { 47 47 /** Command register, controls HC behaviour */ 48 uint16_t usbcmd;48 ioport16_t usbcmd; 49 49 #define UHCI_CMD_MAX_PACKET (1 << 7) 50 50 #define UHCI_CMD_CONFIGURE (1 << 6) … … 57 57 58 58 /** Status register, 1 means interrupt is asserted (if enabled) */ 59 uint16_t usbsts;59 ioport16_t usbsts; 60 60 #define UHCI_STATUS_HALTED (1 << 5) 61 61 #define UHCI_STATUS_PROCESS_ERROR (1 << 4) … … 68 68 69 69 /** Interrupt enabled registers */ 70 uint16_t usbintr;70 ioport16_t usbintr; 71 71 #define UHCI_INTR_SHORT_PACKET (1 << 3) 72 72 #define UHCI_INTR_COMPLETE (1 << 2) … … 75 75 76 76 /** Register stores frame number used in SOF packet */ 77 uint16_t frnum;77 ioport16_t frnum; 78 78 79 79 /** Pointer(physical) to the Frame List */ 80 uint32_t flbaseadd;80 ioport32_t flbaseadd; 81 81 82 82 /** SOF modification to match external timers */ 83 uint8_t sofmod;83 ioport8_t sofmod; 84 84 } uhci_regs_t; 85 85
Note:
See TracChangeset
for help on using the changeset viewer.