Changeset dd118f0 in mainline
- Timestamp:
- 2005-11-03T22:09:04Z (19 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 154049e
- Parents:
- 05d9dd89
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
arch/ia64/src/interrupt.c
r05d9dd89 rdd118f0 44 44 srlz_d(); 45 45 46 switch(ivr.v alue) {46 switch(ivr.vector) { 47 47 case INTERRUPT_TIMER: 48 48 panic("cpu%d: timer interrupt\n", CPU->id);
Note:
See TracChangeset
for help on using the changeset viewer.