Changeset e20de55 in mainline


Ignore:
Timestamp:
2006-06-03T08:21:07Z (19 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
7224093
Parents:
77f28f3
Message:

Fix programming of local APIC timer to interrupt the processor
in the proper relation to HZ. (Was hardcoded to be each 1ms,
but should have been each 10ms).

File:
1 edited

Legend:

Unmodified
Added
Removed
  • arch/ia32/src/smp/apic.c

    r77f28f3 re20de55  
    371371        l_apic[LVT_Tm] = tm.value;
    372372
    373         /* Measure and configure the timer to generate timer interrupt each ms. */
     373        /*
     374         * Measure and configure the timer to generate timer
     375         * interrupt with period 1s/HZ seconds.
     376         */
    374377        t1 = l_apic[CCRT];
    375378        l_apic[ICRT] = 0xffffffff;
     
    379382               
    380383        t1 = l_apic[CCRT];
    381         delay(1000);
     384        delay(1000000/HZ);
    382385        t2 = l_apic[CCRT];
    383386       
Note: See TracChangeset for help on using the changeset viewer.