Changeset e7b7be3f in mainline for kernel/arch/sparc64/include/barrier.h
- Timestamp:
- 2007-01-22T13:10:08Z (18 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 0f3fc9b
- Parents:
- 62c63fc
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/sparc64/include/barrier.h
r62c63fc re7b7be3f 40 40 */ 41 41 #define CS_ENTER_BARRIER() \ 42 __asm__volatile ( \42 asm volatile ( \ 43 43 "membar #LoadLoad | #LoadStore\n" \ 44 44 ::: "memory" \ 45 45 ) 46 46 #define CS_LEAVE_BARRIER() \ 47 __asm__volatile ( \47 asm volatile ( \ 48 48 "membar #StoreStore\n" \ 49 49 "membar #LoadStore\n" \ … … 52 52 53 53 #define memory_barrier() \ 54 __asm__volatile ("membar #LoadLoad | #StoreStore\n" ::: "memory")54 asm volatile ("membar #LoadLoad | #StoreStore\n" ::: "memory") 55 55 #define read_barrier() \ 56 __asm__volatile ("membar #LoadLoad\n" ::: "memory")56 asm volatile ("membar #LoadLoad\n" ::: "memory") 57 57 #define write_barrier() \ 58 __asm__volatile ("membar #StoreStore\n" ::: "memory")58 asm volatile ("membar #StoreStore\n" ::: "memory") 59 59 60 60 /** Flush Instruction Memory instruction. */ … … 71 71 */ 72 72 73 __asm__volatile ("flush %o7\n");73 asm volatile ("flush %o7\n"); 74 74 } 75 75 … … 77 77 static inline void membar(void) 78 78 { 79 __asm__volatile ("membar #Sync\n");79 asm volatile ("membar #Sync\n"); 80 80 } 81 81
Note:
See TracChangeset
for help on using the changeset viewer.