Changeset ea199e5 in mainline
- Timestamp:
- 2006-05-01T11:55:10Z (19 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- cf26ba9
- Parents:
- 4fd61ba
- Location:
- arch
- Files:
-
- 2 edited
Legend:
- Unmodified
- Added
- Removed
-
arch/amd64/src/ddi/ddi.c
r4fd61ba rea199e5 38 38 #include <arch/cpu.h> 39 39 #include <arch.h> 40 #include <align.h> 40 41 41 42 /** Enable I/O space range for task. … … 142 143 * convenience byte in TSS_IOMAP_SIZE. 143 144 */ 144 bitmap_set_range(&iomap, TASK->arch.iomap.bits, 8);145 bitmap_set_range(&iomap, ALIGN_UP(TASK->arch.iomap.bits, 8), 8); 145 146 } 146 147 spinlock_unlock(&TASK->lock); 147 148 148 /* Second, adjust TSS segment limit. */ 149 /* 150 * Second, adjust TSS segment limit. 151 * Take the extra ending byte will all bits set into account. 152 */ 149 153 gdtr_store(&cpugdtr); 150 154 gdt_p = (descriptor_t *) cpugdtr.base; 151 gdt_tss_setlimit(&gdt_p[TSS_DES], TSS_BASIC_SIZE + BITS2BYTES(bits) - 1);155 gdt_tss_setlimit(&gdt_p[TSS_DES], TSS_BASIC_SIZE + BITS2BYTES(bits)); 152 156 gdtr_load(&cpugdtr); 153 157 -
arch/ia32/src/ddi/ddi.c
r4fd61ba rea199e5 39 39 #include <cpu.h> 40 40 #include <arch.h> 41 #include <align.h> 41 42 42 43 /** Enable I/O space range for task. … … 142 143 * convenience byte in TSS_IOMAP_SIZE. 143 144 */ 144 bitmap_set_range(&iomap, TASK->arch.iomap.bits, 8);145 bitmap_set_range(&iomap, ALIGN_UP(TASK->arch.iomap.bits, 8), 8); 145 146 } 146 147 spinlock_unlock(&TASK->lock); 147 148 148 /* Second, adjust TSS segment limit. */ 149 /* 150 * Second, adjust TSS segment limit. 151 * Take the extra ending byte with all bits set into account. 152 */ 149 153 gdtr_store(&cpugdtr); 150 154 gdt_p = (descriptor_t *) cpugdtr.base; 151 gdt_setlimit(&gdt_p[TSS_DES], TSS_BASIC_SIZE + BITS2BYTES(bits) - 1);155 gdt_setlimit(&gdt_p[TSS_DES], TSS_BASIC_SIZE + BITS2BYTES(bits)); 152 156 gdtr_load(&cpugdtr); 153 157
Note:
See TracChangeset
for help on using the changeset viewer.