Changeset f13f5d60 in mainline
- Timestamp:
- 2012-09-04T20:58:51Z (12 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 1ef7fb2
- Parents:
- d126d3e
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/arm32/src/mm/page_fault.c
rd126d3e rf13f5d60 167 167 { 0x0e100000, 0x08000000, PF_ACCESS_WRITE }, /* STM variants */ 168 168 { 0x0e100000, 0x08100000, PF_ACCESS_READ }, /* LDM variants */ 169 /* Swap */ 170 { 0x0fb00000, 0x01000000, PF_ACCESS_WRITE }, 169 171 }; 170 172 pf_access_t access = PF_ACCESS_UNKNOWN; … … 193 195 /* swap, swpb instruction */ 194 196 if (is_swap_instruction(instr)) { 197 if (access != PF_ACCESS_WRITE) 198 printf("MISMATCH WRITE(%u): %x\n", access, inst); 195 199 return PF_ACCESS_WRITE; 196 200 }
Note:
See TracChangeset
for help on using the changeset viewer.