Changeset f8f7dba in mainline
- Timestamp:
- 2010-02-22T19:48:25Z (15 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 72bf0d2
- Parents:
- af56e9b
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/sparc64/src/trap/sun4v/trap_table.S
raf56e9b rf8f7dba 344 344 .global cpu_mondo_handler_tl0 345 345 cpu_mondo_handler_tl0: 346 /* PREEMPTIBLE_HANDLER cpu_mondo */ 346 PREEMPTIBLE_HANDLER cpu_mondo 347 347 348 348 /* TT = 0x80, TL = 0, spill_0_normal handler */ … … 533 533 cpu_mondo_handler_tl1: 534 534 wrpr %g0, %tl 535 /* PREEMPTIBLE_HANDLER cpu_mondo */ 535 PREEMPTIBLE_HANDLER cpu_mondo 536 536 537 537 /* TT = 0x80, TL > 0, spill_0_normal handler */
Note:
See TracChangeset
for help on using the changeset viewer.