Changeset 09ab0a9a in mainline for kernel/arch/ia64/src/mm/tlb.c


Ignore:
Timestamp:
2018-09-13T12:05:53Z (7 years ago)
Author:
Jiri Svoboda <jiri@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
cc74cb5
Parents:
b2aaaa0
git-author:
Jiri Svoboda <jiri@…> (2018-09-13 07:09:46)
git-committer:
Jiri Svoboda <jiri@…> (2018-09-13 12:05:53)
Message:

Fix vertical spacing with new Ccheck revision.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/ia64/src/mm/tlb.c

    rb2aaaa0 r09ab0a9a  
    102102        tlb_invalidate_all();
    103103}
    104 
    105104
    106105void tlb_invalidate_pages(asid_t asid, uintptr_t page, size_t cnt)
     
    409408}
    410409
    411 
    412410/** Copy content of PTE into data translation cache.
    413411 *
     
    602600        }
    603601
    604 
    605602        pte_t t;
    606603        bool found = page_mapping_find(as, va, true, &t);
Note: See TracChangeset for help on using the changeset viewer.