Changeset 1b20da0 in mainline for kernel/arch/ppc32/src/exception.S
- Timestamp:
- 2018-02-28T17:52:03Z (7 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 3061bc1
- Parents:
- df6ded8
- git-author:
- Jiří Zárevúcky <zarevucky.jiri@…> (2018-02-28 17:26:03)
- git-committer:
- Jiří Zárevúcky <zarevucky.jiri@…> (2018-02-28 17:52:03)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/ppc32/src/exception.S
rdf6ded8 r1b20da0 49 49 50 50 mfsrr1 sp # use sp as a temporary register to hold SRR1 51 andi. sp, sp, MSR_PR 51 andi. sp, sp, MSR_PR 52 52 bne 1f 53 53 # previous mode was kernel
Note:
See TracChangeset
for help on using the changeset viewer.