Changeset 544a2e4 in mainline for kernel/arch/ppc32/src/interrupt.c
- Timestamp:
- 2011-05-30T21:37:43Z (14 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 7b712b60
- Parents:
- 18ba2e4f (diff), 0743493a (diff)
Note: this is a merge changeset, the changes displayed below correspond to the merge itself.
Use the(diff)
links above to see all the changes relative to each parent. - File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/ppc32/src/interrupt.c
r18ba2e4f r544a2e4 42 42 #include <arch/drivers/pic.h> 43 43 #include <arch/mm/tlb.h> 44 #include <arch/mm/pht.h> 44 45 #include <print.h> 45 46 … … 54 55 void istate_decode(istate_t *istate) 55 56 { 56 printf("r0 =% #0" PRIx32 "\tr1 =%p\tr2 =%#0" PRIx32 "\n",57 istate->r0, (void *)istate->sp, istate->r2);57 printf("r0 =%0#10" PRIx32 "\tr1 =%0#10" PRIx32 "\t" 58 "r2 =%0#10" PRIx32 "\n", istate->r0, istate->sp, istate->r2); 58 59 59 printf("r3 =% #0" PRIx32 "\tr4 =%#0" PRIx32 "\tr5 =%#0" PRIx32 "\n",60 istate->r3, istate->r4, istate->r5);60 printf("r3 =%0#10" PRIx32 "\tr4 =%0#10" PRIx32 "\t" 61 "r5 =%0#10" PRIx32 "\n", istate->r3, istate->r4, istate->r5); 61 62 62 printf("r6 =% #0" PRIx32 "\tr7 =%#0" PRIx32 "\tr8 =%#0" PRIx32 "\n",63 istate->r6, istate->r7, istate->r8);63 printf("r6 =%0#10" PRIx32 "\tr7 =%0#10" PRIx32 "\t" 64 "r8 =%0#10" PRIx32 "\n", istate->r6, istate->r7, istate->r8); 64 65 65 printf("r9 =% #0" PRIx32 "\tr10=%#0" PRIx32 "\tr11=%#0" PRIx32 "\n",66 istate->r9, istate->r10, istate->r11);66 printf("r9 =%0#10" PRIx32 "\tr10=%0#10" PRIx32 "\t" 67 "r11=%0#10" PRIx32 "\n", istate->r9, istate->r10, istate->r11); 67 68 68 printf("r12=% #0" PRIx32 "\tr13=%#0" PRIx32 "\tr14=%#0" PRIx32 "\n",69 istate->r12, istate->r13, istate->r14);69 printf("r12=%0#10" PRIx32 "\tr13=%0#10" PRIx32 "\t" 70 "r14=%0#10" PRIx32 "\n", istate->r12, istate->r13, istate->r14); 70 71 71 printf("r15=% #0" PRIx32 "\tr16=%#0" PRIx32 "\tr17=%#0" PRIx32 "\n",72 istate->r15, istate->r16, istate->r17);72 printf("r15=%0#10" PRIx32 "\tr16=%0#10" PRIx32 "\t" 73 "r17=%0#10" PRIx32 "\n", istate->r15, istate->r16, istate->r17); 73 74 74 printf("r18=% #0" PRIx32 "\tr19=%#0" PRIx32 "\tr20=%#0" PRIx32 "\n",75 istate->r18, istate->r19, istate->r20);75 printf("r18=%0#10" PRIx32 "\tr19=%0#10" PRIx32 "\t" 76 "r20=%0#10" PRIx32 "\n", istate->r18, istate->r19, istate->r20); 76 77 77 printf("r21=% #0" PRIx32 "\tr22=%#0" PRIx32 "\tr23=%#0" PRIx32 "\n",78 istate->r21, istate->r22, istate->r23);78 printf("r21=%0#10" PRIx32 "\tr22=%0#10" PRIx32 "\t" 79 "r23=%0#10" PRIx32 "\n", istate->r21, istate->r22, istate->r23); 79 80 80 printf("r24=% #0" PRIx32 "\tr25=%#0" PRIx32 "\tr26=%#0" PRIx32 "\n",81 istate->r24, istate->r25, istate->r26);81 printf("r24=%0#10" PRIx32 "\tr25=%0#10" PRIx32 "\t" 82 "r26=%0#10" PRIx32 "\n", istate->r24, istate->r25, istate->r26); 82 83 83 printf("r27=% #0" PRIx32 "\tr28=%#0" PRIx32 "\tr29=%#0" PRIx32 "\n",84 istate->r27, istate->r28, istate->r29);84 printf("r27=%0#10" PRIx32 "\tr28=%0#10" PRIx32 "\t" 85 "r29=%0#10" PRIx32 "\n", istate->r27, istate->r28, istate->r29); 85 86 86 printf("r30=% #0" PRIx32 "\tr31=%#0" PRIx32 "\n",87 printf("r30=%0#10" PRIx32 "\tr31=%0#10" PRIx32 "\n", 87 88 istate->r30, istate->r31); 88 89 89 printf("cr =% #0" PRIx32 "\tpc =%p\tlr =%p\n",90 istate->cr, (void *) istate->pc, (void *)istate->lr);90 printf("cr =%0#10" PRIx32 "\tpc =%0#10" PRIx32 "\t" 91 "lr =%0#10" PRIx32 "\n", istate->cr, istate->pc, istate->lr); 91 92 92 printf("ctr=% #0" PRIx32 "\txer=%#0" PRIx32 "\tdar=%#0" PRIx32 "\n",93 istate->ctr, istate->xer, istate->dar);93 printf("ctr=%0#10" PRIx32 "\txer=%0#10" PRIx32 "\t" 94 "dar=%0#10" PRIx32 "\n", istate->ctr, istate->xer, istate->dar); 94 95 95 printf("srr1=% p\n", (void *)istate->srr1);96 printf("srr1=%0#10" PRIx32 "\n", istate->srr1); 96 97 } 97 98 … … 153 154 exc_register(VECTOR_DECREMENTER, "timer", true, 154 155 exception_decrementer); 156 exc_register(VECTOR_ITLB_MISS, "itlb_miss", true, 157 tlb_refill); 158 exc_register(VECTOR_DTLB_MISS_LOAD, "dtlb_miss_load", true, 159 tlb_refill); 160 exc_register(VECTOR_DTLB_MISS_STORE, "dtlb_miss_store", true, 161 tlb_refill); 155 162 } 156 163
Note:
See TracChangeset
for help on using the changeset viewer.