Changeset 57ce359 in mainline for kernel/kernel.config
- Timestamp:
- 2006-10-22T18:27:57Z (18 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 19dce27
- Parents:
- 2191541
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/kernel.config
r2191541 r57ce359 4 4 @ "amd64" AMD64/Intel EM64T 5 5 @ "ia32" Intel IA-32 6 @ "ia32xen" Intel IA-32 on Xen hypervisor 6 7 @ "ia64" Intel IA-64 7 8 @ "mips32" MIPS 32-bit … … 9 10 @ "ppc64" PowerPC 64-bit 10 11 @ "sparc64" Sun UltraSPARC 64-bit 11 @ "xen32" Xen 32-bit12 12 ! ARCH (choice) 13 13 … … 23 23 @ "athlon-mp" Athlon MP 24 24 @ "prescott" Prescott 25 ! [ARCH=ia32|ARCH= xen32] MACHINE (choice)25 ! [ARCH=ia32|ARCH=ia32xen] MACHINE (choice) 26 26 27 27 # CPU type … … 72 72 73 73 # Support for SMP 74 ! [ARCH=ia32|ARCH=amd64|ARCH= xen32|ARCH=sparc64] CONFIG_SMP (y/n)74 ! [ARCH=ia32|ARCH=amd64|ARCH=ia32xen|ARCH=sparc64] CONFIG_SMP (y/n) 75 75 76 76 # Improved support for hyperthreading 77 ! [(ARCH=ia32|ARCH=amd64|ARCH= xen32)&CONFIG_SMP=y] CONFIG_HT (y/n)77 ! [(ARCH=ia32|ARCH=amd64|ARCH=ia32xen)&CONFIG_SMP=y] CONFIG_HT (y/n) 78 78 79 79 # Simics BIOS AP boot fix … … 81 81 82 82 # Lazy FPU context switching 83 ! [(ARCH=mips32&MACHINE!=msim&MACHINE!=simics)|ARCH=amd64|ARCH=ia32|ARCH=ia64|ARCH=sparc64|ARCH= xen32] CONFIG_FPU_LAZY (y/n)83 ! [(ARCH=mips32&MACHINE!=msim&MACHINE!=simics)|ARCH=amd64|ARCH=ia32|ARCH=ia64|ARCH=sparc64|ARCH=ia32xen] CONFIG_FPU_LAZY (y/n) 84 84 85 85 # Power off on halt … … 95 95 96 96 # Watchpoint on rewriting AS with zero 97 ! [CONFIG_DEBUG=y&(ARCH=amd64|ARCH=ia32|ARCH= xen32)] CONFIG_DEBUG_AS_WATCHPOINT (y/n)97 ! [CONFIG_DEBUG=y&(ARCH=amd64|ARCH=ia32|ARCH=ia32xen)] CONFIG_DEBUG_AS_WATCHPOINT (y/n) 98 98 99 99 # Save all interrupt registers 100 ! [CONFIG_DEBUG=y&(ARCH=amd64|ARCH=mips32|ARCH=ia32|ARCH= xen32)] CONFIG_DEBUG_ALLREGS (y/n)100 ! [CONFIG_DEBUG=y&(ARCH=amd64|ARCH=mips32|ARCH=ia32|ARCH=ia32xen)] CONFIG_DEBUG_ALLREGS (y/n) 101 101 102 102 # Use VHPT … … 125 125 @ "synch/semaphore1" Semaphore test 1 126 126 @ "synch/semaphore2" Sempahore test 2 127 @ [ARCH=ia32|ARCH=amd64|ARCH=ia64|ARCH= xen32] "fpu/fpu1" Intel FPU test 1128 @ [ARCH=ia32|ARCH=amd64|ARCH= xen32] "fpu/sse1" Intel SSE test 1127 @ [ARCH=ia32|ARCH=amd64|ARCH=ia64|ARCH=ia32xen] "fpu/fpu1" Intel FPU test 1 128 @ [ARCH=ia32|ARCH=amd64|ARCH=ia32xen] "fpu/sse1" Intel SSE test 1 129 129 @ [ARCH=mips32&MACHINE!=msim&MACHINE!=simics] "fpu/mips1" MIPS FPU test 1 130 130 @ "print/print1" Printf test 1
Note:
See TracChangeset
for help on using the changeset viewer.