Changeset a33c990 in mainline for arch/ppc32/src/mm/tlb.c


Ignore:
Timestamp:
2006-05-20T22:51:05Z (19 years ago)
Author:
Martin Decky <martin@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
7ca8b36b
Parents:
125e944
Message:

ppc32 work
decrementer workaround
primitive TLB support

File:
1 edited

Legend:

Unmodified
Added
Removed
  • arch/ppc32/src/mm/tlb.c

    r125e944 ra33c990  
    3737void tlb_arch_init(void)
    3838{
    39         asm volatile (
    40                 "tlbia\n"
    41         );
     39        tlb_invalidate_all();
    4240}
    4341
     
    4543void tlb_invalidate_all(void)
    4644{
     45        asm volatile (
     46                "tlbia\n"
     47                "tlbsync\n"
     48        );
    4749}
     50
     51
     52/** Invalidate all entries in TLB that belong to specified address space.
     53 *
     54 * @param asid This parameter is ignored as the architecture doesn't support it.
     55 */
     56void tlb_invalidate_asid(asid_t asid)
     57{
     58        tlb_invalidate_all();
     59}
     60
     61/** Invalidate TLB entries for specified page range belonging to specified address space.
     62 *
     63 * @param asid This parameter is ignored as the architecture doesn't support it.
     64 * @param page Address of the first page whose entry is to be invalidated.
     65 * @param cnt Number of entries to invalidate.
     66 */
     67void tlb_invalidate_pages(asid_t asid, __address page, count_t cnt)
     68{
     69        tlb_invalidate_all();
     70}
     71
    4872
    4973
Note: See TracChangeset for help on using the changeset viewer.