Changeset b13d80b in mainline for kernel/arch/ia64/src/start.S


Ignore:
Timestamp:
2018-08-10T22:06:29Z (6 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
498ced1
Parents:
21a0d8a
Message:

Configure speculative TLB miss faults to defer

Without this, speculative faults such as the Alternate Data TLB fault
will not be automatically deferred by hardware, leading to an exception
on eg. ld8.s instruction. This may happen very early even before the
kernel manages to setup exceptions, resulting in a hard-to-debug crash.

File:
1 edited

Legend:

Unmodified
Added
Removed

  • kernel/arch/ia64/src/start.S

    r21a0d8a rb13d80b  
    8686        # Initialize DCR
    8787
    88         movl r10 = (DCR_DP_MASK | DCR_DK_MASK | DCR_DX_MASK | DCR_DR_MASK | DCR_DA_MASK | DCR_DD_MASK | DCR_LC_MASK)
     88        movl r10 = (DCR_DM_MASK | DCR_DP_MASK | DCR_DK_MASK | DCR_DX_MASK | DCR_DR_MASK | DCR_DA_MASK | DCR_DD_MASK | DCR_LC_MASK)
    8989        mov r9 = cr.dcr
    9090        or r10 = r10, r9
Note: See TracChangeset for help on using the changeset viewer.