Changeset ef67bab in mainline for arch/ia64/src/mm/tlb.c


Ignore:
Timestamp:
2006-02-01T00:02:16Z (19 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
071a8ae6
Parents:
fc1e4f6
Message:

Memory management work.
Remove the last (i.e. 'root') argument from page_mapping_insert() and page_mapping_find().
Page table address is now extracted from the first (i.e. 'as') argument.
Add a lot of infrastructure to make the above possible.
sparc64 is now broken, most likely because of insufficient identity mapping of physical memory.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • arch/ia64/src/mm/tlb.c

    rfc1e4f6 ref67bab  
    3434#include <arch/mm/asid.h>
    3535
    36 /** Invalidate all TLB entries.
    37  *
    38  * Because of ASID management, region registers must be reset
    39  * with new RIDs derived from the potentionally new ASID.
    40  */
     36/** Invalidate all TLB entries. */
    4137void tlb_invalidate_all(void)
    4238{
Note: See TracChangeset for help on using the changeset viewer.