Changeset 25d7709 in mainline for arch/mips32/src/fpu_context.c


Ignore:
Timestamp:
2006-03-13T20:08:16Z (19 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
631ca4d
Parents:
45d6add
Message:

Nicer ia32 interrupt handlers and structures holding interrupted context data.
Unify the name holding interrupted context data on all architectures to be istate.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • arch/mips32/src/fpu_context.c

    r45d6add r25d7709  
    3737#ifdef ARCH_HAS_FPU
    3838        cp0_status_write(cp0_status_read() & ~cp0_status_fpu_bit);
    39         if (THREAD && THREAD->pstate)
    40                 THREAD->pstate->status &= ~cp0_status_fpu_bit;
     39        if (THREAD && THREAD->istate)
     40                THREAD->istate->status &= ~cp0_status_fpu_bit;
    4141#endif
    4242}
     
    4646#ifdef ARCH_HAS_FPU
    4747        cp0_status_write(cp0_status_read() | cp0_status_fpu_bit);
    48         if (THREAD && THREAD->pstate)
    49                 THREAD->pstate->status |= cp0_status_fpu_bit;
     48        if (THREAD && THREAD->istate)
     49                THREAD->istate->status |= cp0_status_fpu_bit;
    5050#endif
    5151}
Note: See TracChangeset for help on using the changeset viewer.