Changeset d0780b4c in mainline for doc/arch/amd64


Ignore:
Timestamp:
2006-01-29T19:55:08Z (19 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
df09142f
Parents:
457d18a
Message:

ia32 SMP updates.
Update info about supported version of Bochs (bump the counter to 2.2.6).
Add Task Priority Register type and initialize this register to a known state.

File:
1 edited

Legend:

Unmodified
Added
Removed

  • doc/arch/amd64

    r457d18a rd0780b4c  
    1616
    1717SMP COMPATIBILITY
    18         o Bochs 2.2.1
     18        o Bochs 2.2.1 - 2.2.6
    1919                o 2x-8x AMD64 CPU
    2020        o Simics 2.2.19
Note: See TracChangeset for help on using the changeset viewer.