Changeset 8ff767b in mainline for kernel/arch/arm32/src/cpu/cpu.c


Ignore:
Timestamp:
2013-08-07T18:36:38Z (11 years ago)
Author:
Jan Vesely <jano.vesely@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
0c40fd5
Parents:
face0c04
Message:

armv7+: Disable Icache on IVIVT implementation

File:
1 edited

Legend:

Unmodified
Added
Removed

  • kernel/arch/arm32/src/cpu/cpu.c

    rface0c04 r8ff767b  
    166166                control_reg |=
    167167                    SCTLR_INST_CACHE_EN_FLAG | SCTLR_BRANCH_PREDICT_EN_FLAG;
     168        } else {
     169                control_reg &=
     170                    ~(SCTLR_INST_CACHE_EN_FLAG | SCTLR_BRANCH_PREDICT_EN_FLAG);
    168171        }
    169172#endif
Note: See TracChangeset for help on using the changeset viewer.